Low-cost large-diameter cubic silicon carbide (3C-SiC) film grown on silicon (Si) has been demonstrated to have a wide range of applications in photonics, electronics, photoelectrochemistry and micro-electromechanical system technologies. In this paper, the epitaxial growth of SiC on Si by low-pressure chemical vapour deposition is investigated. Two modes were employed to supply the precursors: the alternating supply and the simultaneous supply. Compared with SiC films grown at the same temperature by simultaneous supply epitaxy method, the SiC grown by alternating supply epitaxy (ASE) method has better crystallinity, smoother surface, and better thickness uniformity as confirmed by X-ray diffraction and atomic force microscopy characterisation. We propose the growth mechanism for ASE growth of 3C-SiC and validate it in detail experimentally. It is found that, Si deposition on SiC follows either Stranski-Krastanov mode or island growth mode, while SiC formation proceeds in two possible reaction paths: redistributing of the formed Si islands or smoothing of the formed SiC islands by decomposition migration process. Both reaction paths are driven by minimizing the surface free energy and reducing dangling bonds density. In summary, the key features of ASE are: (1) Si has a longer diffusion length and thus higher probability to adhere to a crystallographically favourable position; (2) undesirable gas phase reactions can be avoided. The obtained results indicate that ASE is a unique and economically viable method to prepare uniform 3C-SiC on multiple large-diameter Si wafers.
Introduction
Cubic silicon carbide (3C-SiC) has a unique combination of a wide bandgap, high electron mobility, excellent chemical stability and mechanical properties. More importantly, this material can be epitaxially grown on a large-diameter Si substrate in a cost-effective manner. [1] [2] [3] Possessing all these features, a wide range of applications using 3C-SiC on Si templates have been demonstrated. Because of the similarity of 3C-SiC(111) to AlN, GaInN, GaN, and graphene in lattice structure and lattice constant, low cost 3C-SiC/Si wafers have been used as a template for GaN growth and graphene preparation. 4, 5 Compared to the more commonly available hexagonal polytypes SiC (bandgap of 3.0-3.2 eV), 3C-SiC has a bandgap of 2.36 eV which enables it to more efficiently absorb the visible light from the solar spectrum, demonstrating itself as a desirable candidate for electrodes for solar water splitting cells applications. 6, 7 The large refractive index difference between SiC and AlN enabled the fabrication of an AlN/SiC distributed Bragg reector (DBR) to enhance the light extraction for nitrides deposited on Si substrates. 8 The high gauge factor of 3C-SiC also makes it a good material for fabrication of micro-electromechanical systems (MEMS). 9 In order to facilitate industry adoption of these technologies, uniform 3C-SiC lms must be prepared in large-scale with an economically viable manufacturing method.
Extensive efforts to grow high quality 3C-SiC on largediameter Si substrate have been reported in the literature. Yet, due to the limitations of conventional reactor designs, the quantity of the wafers that can be processed in a single deposition run is limited by the diameter of the susceptor, generally up to six 50 mm wafers or one 200 mm wafer. 10 The custommade low-pressure chemical vapour deposition (LPCVD) reactor used in our investigation has the capacity to produce up to seven 150 mm Si wafers with excellent thickness uniformity in a single run. A new production model of this LPCVD reactor, named Epix, co-developed by SPT Microtechnologies USA, Inc.
and Griffith University, has demonstrated the ability to deposit SiC uniformly on 300 mm Si wafers. 11 Generally, two different methods were adopted to grow SiC. The most common SiC deposition technique is simultaneous supply epitaxy (SSE), 12 where the deposition is usually performed at either reduced pressure or atmospheric pressure using a chemical vapour deposition (CVD) reactor. The other deposition technique is alternating supply epitaxy (ASE), where Si-containing and C-containing precursors are supplied alternatively. This method can be performed using either a lowpressure CVD reactor or a molecular beam epitaxy reactor. 1, 3, 13 ASE method is also known as migration enhanced epitaxy, [14] [15] [16] and has the advantages of reducing deposition temperature, excellent thickness uniformity across large-diameter wafers and precise thickness control. 3, 17 For example, a surface roughness reduction from 28.9 nm (grown by SSE) to 0.34 nm was obtained for the growth of AlN by ASE. 15 Hot wire chemical vapour deposition (HWCVD) can also be used to deposit amorphous and crystalline SiC at relatively low substrate temperatures ($800 C). However, the thickness of epitaxially grown SiC was limited to 50 nm due to the passivation of the surface by C-H bonds. 18 The lifetime of lament is also an important issue for HWCVD. 19 High thickness uniformity ($99%) 3C-SiC was demonstrated on 150 mm Si substrates by ASE method at 1000 C. 2, 17 However, the growth mechanism for the improvement in thickness uniformity with ASE growth was not well understood. This paper proposes the growth mechanism of ASE method based on experimental data. The surface morphology and crystalline quality of grown SiC on both Si(100) and Si(111) substrates are evaluated using atomic force microscopy (AFM), scanning electron microscopy (SEM), and X-ray diffractometry (XRD). The dependence of SiC lm quality and morphology on growth methods is discussed.
Experimental details
The growth of 3C-SiC was performed on both on-axis (off-cut angle < 0.5 ) 150 mm Si(111) and Si(100) substrates (both are p-type doped with resistivity in the range of 1-10 U cm) using a custom-made low-pressure chemical vapour deposition reactor (LPCVD) at a temperature of 1000 C. SiH 4 (99.9994%) and C 3 H 6 (99.999%) were used as precursors. Aer loading the Si wafers into the LPCVD reactor, an in situ surface cleaning procedure was employed to achieve atomically at fresh Si surface, 20 followed by a carbonisation step started at 950 C with C 3 H 6 . The temperature was subsequently ramped up to 1000 C with the owing of SiH 4 and C 3 H 6 . Upon reaching the growth temperature, the SiC growth was performed using both SSE and ASE methods. During the SSE growth process, the C/Si mole ratio was varied from 2 : 1 to 12 : 1, we achieved the optimum condition [based on the smallest full-width at half-maximum (FWHM) in X-ray diffraction rocking curve (RC) peaks, the most specular surface in optical microscope observation and the smoothest surface in AFM observation] with 8.0 sccm (standard cubic centimetre per minute) C 3 H 6 to 2.0 sccm SiH 4 , no dilution/carrier gas was used at any growth stage. ASE growth experiments were performed on 10 nm SiC barrier layer grown by SSE method. If an ASE growth was directly performed on the carbonised SiC layer (thickness is $3 nm), dense voids would develop during the pump out steps because the thin 3 nm SiC layer is not an effective barrier to restrict the out-diffusion of Si at the growth temperature of 1000 C. 1 The out diffusion of Si is prevented during SSE, because of the high Si partial pressure always present during SSE growth. 21 For SiC grown using the ASE method, the epitaxial growth was also performed by varying ow rates and supply time of SiH 4 and C 3 H 6 . We found the optimum C/Si ratio in each cycle to be around 4.76 : 1 to 5.58 : 1 with a growth rate of 0.82 AE 0.03 nm per cycle. Fig. 1 shows an example of a typical ASE growth cycle with four steps:
(1) Supplying of SiH 4 for 60 s with a ow rate of 1.4 sccm; (2) pumping out for 10 s; (3) supplying of C 3 H 6 (6.7 sccm) for 20 s; (4) pumping out for 10 s.
The thicknesses of grown SiC lms were measured by NANOMETRICS NanoSpec/AFT 210 interferometer, assuming a refractive index of 2.65. The thickness uniformity across 150 mm wafer was evaluated by 5 points measurements with 10 mm edge exclusion. AFM measurements were performed using Park NX20 under non-contact mode. XRD measurements were performed with a PANalytical Empyrean X-ray diffractometer using Cu Ka1 radiation (l ¼ 1.5405980Å). It has a high resolution four-crystal Ge(220) asymmetrical incident beam monochromator and a PIXcel-3D detector with a xed anti-scatter slit. The PIXcel detector was used in the Open Detector (OD) mode for the rocking curve (RC) measurements. SEM (model: JSM-6510LV from JEOL) top-view images were taken at an operating voltage of 15 kV with a working distance of 15 mm.
Results and discussion
Comparison between ASE and SSE SiC growth was performed on both Si(111) and Si(100) substrates using optimized SSE and ASE methods at 1000 C to investigate the growth mechanisms and lm quality. The thickness of the SiC lm was controlled at 240 AE 5 nm. The thickness uniformity, the root-mean-square (RMS) roughness, and the FWHM from RC scans are shown in Table 1 . For 240 AE 5 nm SiC, an excellent thickness uniformity of around 99.3% was achieved using ASE method on both Si(111) and Si(100) substrates, whereas a poorer uniformity of $93.3% was observed for lms grown by SSE method. Furthermore, much narrower FWHM from XRD RC measurement was obtained for SiC grown by ASE method, with a reduction of 14.8 and 26.2% for (111) and (100) orientation compared to SSE method, respectively. Switching the growth method from SSE to ASE at 1000 C also enabled a reduction in SiC RMS roughness for both orientations. (Table 1 ). The resulting inferior crystalline quality and larger surface roughness during the SSE growth at a temperature of 1000 C can be interpreted in terms of limited adatom diffusion length, unavoidable gas-phase reaction, and relatively higher arrival rate of growth species. In contrast, by separating/alternating the supply of SiH 4 and C 3 H 6 in the ASE method, undesirable gas-phase reactions can be avoided, leading to an improvement in SiC crystallinity.
The growth mechanism of ASE Fig. 3 illustrates the proposed growth models. This hypothesis is tested by experiments, which interprets how the SiC growth proceeds. Each ASE growth cycle started with a SiH 4 supply step, where the SiH 4 ow rate was controlled below 3 sccm and the chamber pressure was controlled less than 0.05 Pa (the calculated Knudsen number is K n ¼ 2.5), which falls in a transition region from pure laminar ow to pure molecular ow. Therefore, the growth is possibly mainly governed by surface diffusion rather than by the transport of the precursors through the boundary layer towards the surface. As a result, excellent thickness uniformity within the wafer was obtained. Due to the large lattice mismatch of $20% between Si and SiC and high mobility of Si on SiC, 22 Si deposition on SiC/Si template follows SK growth mode as shown in Fig. 3(a) (when the adsorbed third layer of atoms have different bonding properties compared to the rst and second layers of adatoms 16, 23 ) or islands growth mode as shown in Fig. 3(b) . In both cases, Si islands are formed on top of SiC/Si template. In the proposed growth model, the presence or absence of smooth wetting layers underneath the formed Si islands is irrelevant, as the smooth wetting layers will neither contribute to the increase in the nal SiC roughness, nor impact the rationale used in the proposed growth models. A short pumping out step was adopted aer SiH 4 ow to avoid mixing of SiH 4 and C 3 H 6 . It is very likely that Si atoms keep repositioning themselves during this pumping step. The formation of smooth SiC layers can then proceed in two possible pathways. One reaction path is following what is proposed in Fig. 3(c) where the initial carbon diffusion in Si leads to a carbon-assisted Si redistribution, and the smoothed Si layers are subsequently converted into smooth SiC layer, Fig. 3(e ). This can be explained by the fact, that covering of SiC by Si is preferred energetically and in case of bonding saturation, usually less volatile carbon initially occupies only weakly-bound surface states. That means, the reaction of Si and C could be initially suppressed because of the high surface energy and the low heat of SiC formation. 24 In this way the carbon atoms become more mobile and can move to low energy sites resulting in a layer-by-layer growth mode. Moreover, the activation energy for the formation of critical SiC-nucleus may be increased by the exchange of silicon and carbon. Therefore, SiC formation always should occur below Si layer. On the other hand, the formation of SiC islands at the rst instant of C 3 H 6 supply cannot be excluded as illustrated in Fig. 3(d) , because carbon has a fast diffusion rate in Si: it diffuses 10 nm in less than 3 seconds. 25 The formed SiC islands are then converted into smooth layers as shown in Fig. 3(e) due to a slowly recovery/ decomposition migration process, also aiming at minimizing the surface free energy by smoothing the surface and reducing dangling bonds density. The self-attening effect has been previously reported for the growth of GaAs using alternate supply method. 16 Because the supplied Si atoms and C atoms are not exact the integer numbers of monolayer (ML), atomic steps do exist in the grown SiC layers and result in the accumulation of roughness with the increase of growth cycles.
To test the above hypothesis, a single step Si deposition experiment was performed on both SiC(111)/Si(111) and SiC(100)/Si(100) templates, using the same SiH 4 ow rate as it is applied in a single ASE cycle. The surfaces were then investigated using both SEM and AFM. However, no distinguishable islands were visible. The surface morphology and roughness are just identical to that of the original template surfaces prior to Si deposition, as shown in Fig. 2(b) and (d) . These results indicated that the Si deposition happens either in two-dimensional (2D) mode or in SK/islands mode, but the islands are not observable if their size is comparable to the size of surface features. The 10 nm thick SiC barrier layer has a peak-to-valley value of $6 nm and a lateral domain dimension of $25 AE 5 nm (AFM top-view images are shown in Fig. 4(a) for (111) orientation and Fig. 4(b) for (100) orientation). If the Si deposition occurs in 2D mode only, and no additional roughening process is introduced during the carbonisation step, then the surface roughness is expected to remain constant with increasing lm thickness. However, a continuous increase of roughness with lm thickness was previously observed for the SiC lms, 1 indicating that Si growth occurs in SK and/or islands mode rather than layer-by-layer growth mode.
To gain more information on the growth behaviour of Si on SiC, Si deposition was also performed using the same ow rate of SiH 4 but with a longer supply time. When the amount of deposited Si is doubled, distinct Si islands with lateral size of $500 nm (height up to 120 nm) were seen on the surfaces of SiC/Si(111) and SiC/Si(100) by AFM, shown in Fig. 5(a) and (b). A higher nucleation density was observed on (100) orientation, demonstrating that Si growth predominantly follows islands growth mode. Aer a 60 min Si deposition, larger three dimensional Si islands were observed on both 3C-SiC(111)/ Si(111) [nucleation density of 8.5 Â 10 6 cm À2 shown in Fig. 5(c) ] and 3C-SiC(100)/Si(100) [nucleation density of 1.9 Â 10 7 cm À2 shown in Fig. 5(d) ] templates, which again conrms that Si growth goes predominantly in island growth mode with extended Si supply. Therefore, the rather small change in island density accompanied by a corresponding increase in island size indicate that Oswald's ripening process contributes only marginal to the formation of larger at Si islands. The average nearest distance between Si islands is around 2 mm, indicating a diffusion length in the range of 1 mm for Si on SiC surface. Experimental evidence has been previously reported for the formation of Si islands on SiC, 3, 22, 24, 26, 27 in good agreement with what was found here.
The images shown in Fig. 5 demonstrate that Si islands with lateral size of approximately 500 nm and a height of up to 120 nm were formed on surface during 2 min supply of 1.4 sccm SiH 4 , smooth SiC surface without islands should be obtainable if C 3 H 6 is able to covert the Si islands into smooth SiC layers. To conrm this, in an additional experiment, a 250 cycles ASE growth of SiC using the following four steps in each cycle was performed: (1) a two minute supply of 1.4 sccm SiH 4 (2) a pump out step of 10 s, (3) a supply of 6.7 sccm C 3 H 6 for 40 s, and (4) a pump out step of 10 s. Aer this growth procedure, no islands were seen on the grown SiC lm as observed with different techniques, including optical microscope (OM), SEM and AFM ( Fig. 6 ). If the initially deposited Si islands and formed SiC do not migrate on surface during the ASE growth cycles, then the grown SiC is expected to possess the similar island morphology as previously deposited Si islands. However, the Si islands visible in Fig. 5 are clearly absent on the nal SiC lm as shown in Fig. 6(a) in the same scan area of 20 mm Â 20 mm, which demonstrates that Si islands are re-distributed by the presence of C 3 H 6 . The surface morphology shown in Fig. 6(b) is similar to what shown in Fig. 2(b) with a similar RMS roughness at 3.2 AE 0.2 nm, where the SiC lm has similar thicknesses of $250 nm. However, the XRD evaluation indicated degradation in crystalline quality. The FWHM from RC measurements is 1.48 AE 0.05 , wider than that was seen for SiC grown with 1 min SiH 4 supply (FWHM ¼ 1.28 AE 0.05 ), suggesting that, even though the Si islands can be re-distributed, the larger and denser Si islands lead to a growth of inferior quality SiC. The highest quality SiC shall be obtained with minimum extra Si islands formation during the SiH 4 supply step. However, Si deposition without island formation on SiC is difficult to achieve due to the absence of self-limiting mechanism in CVD growth, extra Si layers adsorption have been previously reported by other research groups. 3, 27 Only at very low Si deposition rates in the range of 0.01 ML s À1 to 0.05 ML s À1 , Si island formation was prevented in molecular beam epitaxy at temperature in the range between 850 C and 1000 C. 24 The smooth Si layer in this case results from the reduced adsorption on the SiC surface covered by a Sirich (3 Â 3) surface supersaturation. Further Si deposition results in the growth of highly strained layers and strained Si exhibits larger equilibrium vapour pressure. In literature, the absence of self-limiting mechanism was also reported for the growth of GaAs using ASE method, 16 where high quality and smoother lm can be obtained by conning the Ga ux to be equal to one or two ML. If Ga ux was over 2 ML, surface roughness would increase accordingly. This indicated that high quality SiC might be achieved when the growth rate is limited to 1 ML or 2 ML per cycle, which will be investigated in future.
The key features of alternating supply epitaxy are: (1) Si has a longer diffusion length (compared with SiC) on SiC surface and thus higher probability to adhere to a crystallographically favourable position, which enhanced the proportion of twodimensional growth; (2) undesirable gas phase formation of SiC is avoided. As a result, ASE growth technique has several advantages over SSE at the growth temperature of 1000 C: excellent thickness uniformity, smoother surface and better crystallinity. The suitability of this method to prepare SiC/AlN DBR had been successfully demonstrated, 8 as it leads to a deposition of uniform SiC layer with precise thickness control within AE1 nm. By enhancing the mobility of surface adatoms, step-ow controlled SiC growth was achieved at 1200 C on offaxis Si substrate using alternating supply epitaxy method, 2 the crystallinity of grown SiC(111) ($1100 nm) has been greatly improved as indicated by a reduction of $35 AE 5% in RC FWHM value. Although ASE has different growth mechanism compared with SSE, enhanced surface diffusion is benecial for both growth methods.
Conclusions
SiC lm was hetero-epitaxially grown on both 150 mm Si(111) and Si(100) substrates using custom-made hot wall LPCVD Fig. 5 Si islands formed on the surface with extended SiH 4 supply time (a) AFM image of three dimensional Si islands deposited on SiC/Si(111) template with 2 min supply of 1.4 sccm SiH 4 , island density is 6.0 Â 10 6 cm À2 , (b) AFM image of three dimensional Si islands deposited on SiC/ Si(100) template with 2 min supply of 1.4 sccm SiH 4 , island density is 1.1 Â 10 7 cm À2 , (c) SEM image of three dimensional Si islands deposited on SiC/Si(111) template with 60 min supply of 1.4 sccm SiH 4 , island density is 8.5 Â 10 6 cm À2 , and (d) SEM image of three dimensional Si islands deposited on SiC/Si(100) template with 60 min supply of 1.4 sccm SiH 4 , island density is of 1.9 Â 10 7 cm À2 . The island density and size both increased with extended growth time independent of substrate orientation, although the nucleation density is higher on (100) than on (111) orientation. Fig. 5(a) , no islands are observed, indicating that Si islands are re-distributed by the presence of C 3 H 6 during SiC growth; and (b) a scan area of 1 mm Â 1 mm, the RMS roughness is 3.2 AE 0.2 nm, similar to what was reported in Fig. 2(a) for SiC film grown with slower growth rate.
reactor at 1000 C. Compared with simultaneous supply epitaxy method, alternating supply epitaxy method enables the grown SiC lm to have much better thickness uniformity, smoother surface and improved crystallinity. The growth mechanism for ASE growth of 3C-SiC is proposed. Si islands develop on SiC/Si template via a SK and/or islands growth mode during the supply of SiH 4 step. These formed Si islands are converted into smooth SiC layers via two possible reaction paths: redistributing the formed Si islands or smoothing the formed SiC islands by decomposition migration process. Both reaction paths are driven by minimizing the surface free energy and reducing dangling bonds density. The ASE method utilizes the relative longer diffusion length of Si on SiC surface ($1 mm) and avoids the gas phase formation of SiC. As a result, smooth SiC layers are formed uniformly cycle by cycle across the large diameter wafers.
